Abstract-The growing size, density and complexity of modern VLSI chips are contributing to an increase in hardware faults and design errors in the silicon, decreasing manufacturing yield and increasing the design cycle. The use of Partially Programmable Circuits (PPCs) has been recently proposed for yield enhancement with very small overhead. This new circuit structure is obtained from conventional logic by replacing some subcircuits with programmable LUTs. The present paper lays the theoretical groundwork for evaluating PPCs with Quantified Boolean Formula (QBF) satisfiability. First, QBF models are constructed to calculate the fault tolerance and design error tolerance of a PPC, namely the percentages of faults and design errors that can be masked using LUT reconfigurations. Next, zero-cost Engineering Change Order (ECO) in PPCs is investigated. QBF formulations are given for performing ECOs, and for quantifying the ECO coverage of a PPC architecture. Experimental results are presented evaluating PPCs from [1], demonstrating the applicability and accuracy of the proposed formulations.
I. INTRODUCTION
Larger, denser and more complex digital circuits are leading to an increase in hardware faults and design errors that slip into production silicon. In fact, manufacturing defect levels are expected to increase sharply in future technologies [2] , further decreasing yield. In order to combat these trends, adding space redundancy and using reconfigurability have been proposed in different contexts to reduce the number of silicon respins [3] , [4] . Double and Triple Modular Redundancy (DMR and TMR) are examples of design techniques that replicate parts of a design with the aim of yield enhancement as well as chip reliability improvement. Embedded FPGAs have also been used for yield improvement [5] , [6] . However, these methods are costly because they incur significant area or performance overhead.
Partially Programmable Circuits (PPCs), recently introduced in [1] , achieve a flexible balance between yield improvement versus the associated costs. PPCs are obtained from conventional combinational logic circuits by replacing some subcircuits with reconfigurable elements such as Look-Up Tables (LUTs) and configurable multiplexers (MUXs). The authors of [1] first use simple heuristics to pick which subcircuits to replace by LUTs. Next, they employ Sets of Pairs of Functions to be Distinguished (SPFDs) [7] to add redundant connections to these LUTs and configurable MUXs, such that a large number of faults can be "bypassed" by simply reprogramming the PPC post-silicon. Further, reconfiguring the PPC can also be used to mask some localized design errors that escape verification and propagate into the silicon.
Evidently, these reconfigurable structures can have other potential applications as well. In this work, we also investigate their use for implementing Engineering Change Orders (ECOs), namely small changes in the specification at later stages of the design cycle. It is well-known that even minor ECOs can lead to vastly different synthesized implementations [8] if a new iteration of the automated flow is used. This is usually unwanted because of the effort already invested in optimizing the original design [8] , [9] . As such, synthesis for ECOs strives to make the smallest number of changes to the implementation [8] - [10] so that the design complies to its new specification. In a PPC, LUT/MUX reconfigurations can be used to implement such changes at virtually zero cost, avoiding timeconsuming design iterations.
Along these observations, the contribution of this paper is multifold. First, the fault tolerance of a PPC is defined as the percentage of stuck-at-faults that can be made unobservable using post-silicon reconfigurations. Next, design error tolerance is defined in a similar fashion. We show how to compute both of these metrics using formal techniques. Following these contributions, we present a new method for performing ECOs in PPCs using reconfiguration. Finally, we define a measure for quantifying the effectiveness of a PPC in implementing ECOs, given an initial specification. We refer to this as the ECO coverage of a PPC architecture and we develop a methodology to compute it. To achieve our goals, we use Quantified Boolean Formulas (QBFs) [11] as the underlying computational platform. Our formulations demonstrate the theoretical appropriateness of QBFs for dealing with reconfigurability and we capitalize on the considerable advances in QBF solvers in recent years.
It should be noted that this work does not attempt to construct PPCs that maximize ECO coverage or fault tolerance. Instead, it lays the theoretical groundwork for calculating these quantities, as well as for performing ECOs. As such, the work here remains orthogonal and complementary to that in [1] which is strictly focused on constructing PPCs. Experimental results are presented evaluating PPCs from [1] , demonstrating the applicability and accuracy of the proposed QBF formulations.
The paper is organized as follows. Section II contains preliminaries on PPCs and QBFs. Section III presents our formulations for calculating fault and design error tolerance. Section IV gives QBF encodings for performing ECOs and quantifying ECO coverage. Section V shows experimental results and Section VI concludes the paper.
II. PRELIMINARIES
The following notation is used throughout the paper. We use the symbol C to denote a conventional combinational circuit, andĈ to denote the corresponding PPC. The sets x = {x1, x2, . . . , x |x| }, y = {y1, y2, . . . , y |y| } and g = {g1, g2, . . . , g |g| } respectively refer to the sets of primary inputs, primary outputs and gates of C. A node v can refer to a gate or a primary input. The sets f anout(v) and fanin(v) denote the fan-out and fan-in nodes of v, respectively. The set l = {(u, v) | u, v ∈ x ∪ g and v ∈ f anout(u)} contains all lines (also referred to as connections or branches) in C. For each z ∈ {x, y, g, l},ẑ = {ẑ1,ẑ2, . . . ,ẑ |ẑ| } denotes the corresponding set inĈ. Throughout the paper, bold (z) versus regular (z) symbols differentiate sets from single variables, and a hat (ẑ versus z) differentiates between variables inĈ and C, respectively.
A. Partially Programmable Circuits
The type of a node v is given by type(v) ∈ {IN, AND, OR, . . . , LUT, MUX}. A PPCĈ is a Boolean network with three types of nodes [1] :
• Conventional logic gates, such as AND, OR, NOT and XOR.
• LUTs, whose internal functionality can be reconfigured.
• MUXs, whose select lines are controlled by programmable memory cells. To simplify the presentation, we assume that the original circuit C does not contain LUTs/MUXs. Note that a LUT can itself be represented as a multiplexer with configurable data inputs. As such, the configuration bits of a LUTĝi are the set of Boolean variables:
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where n denotes the number of input select lines of the LUT. On the other hand, the configuration bits of a configurable MUXĝi in a PPC are its select lines. They are given by:
where n denotes the number of data inputs of the configurable MUX.
Figures 1(a) and 1(b) show a combinational circuit C and a corresponding PPCĈ. Note that y1 (respectively,ŷ1) is the primary output label for g5 (respectively,ĝ5) and does not represent a separate node. In Figure 1 (b), variablesĉ1(ĝ6) andĉj (ĝ5) (j = 1, . . . , 8) are the configuration bits ofĝ6 andĝ5, respectively.
In [1] , PPCs are constructed as follows. First, given an original circuit C, an initial PPC is generated by replacing certain subcircuits of C with LUTs using simple heuristics. Next, redundant lines are added from selected nodes to some of these LUTs in an effort to increase the number of so-called robust connections in the PPC. A robust connection is a line where a stuck-at-0 and a stuck-at-1 can be made unobservable by reprogramming the PPC post-silicon. These added redundant lines are selected as follows. For each line (u, v), a set of new connections are added to the LUT inputs such that the functional flexibilities of the LUTs, represented by their Sets of Pairs of Functions to be Distinguished (SPFDs), allow them to be reconfigured to bypass stuck-at-faults at (u, v). Of course, this is not always possible given limited resources, so not all lines can be made robust. If more than one redundant line needs to be added to a certain LUT, a configurable MUX is placed in front of the LUT, which selects between these redundant lines. This paper is not concerned with constructing PPCs, hence the details of the algorithm given in [1] are not relevant. Our described techniques for evaluating PPCs can be applied to any PPC.
In the PPC shown in Figure 1 (b), gate g5 is replaced by a LUTĝ5. Of course,ĝ5 can be easily programmed to implement OR(ĝ3,ĝ4). Next, we have added redundant connections (shown using dashed lines) fromx1 andx2 to a MUXĝ6, which is input to the LUTĝ5. In the coming sections, we present QBF formulations that can show that this PPC structure has 100% single stuck-at-fault tolerance (disregarding stack-at-faults at the primary output), 100% design error tolerance (assuming single gate arbitrary errors) and 100% ECO coverage (using C as the initial specification and our ECO coverage definition).
B. Quantified Boolean Formulas
A propositional logic formula Φ over a set of Boolean variables b = {b1, b2, . . . , bn} is said to be satisfiable if it has a satisfying assignment: a truth assignment to b that makes Φ true (1) . Otherwise, Φ is always false (0) and it is said to be unsatisfiable. This is known as the SAT problem. Φ is usually given in Conjunctive Normal Form (CNF) as a conjunction of clauses, where each clause is a disjunction of literals. A literal is an occurrence of a variable bi or its negation
Given a combinational logic circuit, a CNF formula expressing the circuit constraints can be constructed in linear-time [12] . As such, a circuit and its corresponding CNF formula are referred to interchangeably in this work.
While SAT is NP-complete, QBF is a PSPACE-complete generalization of SAT that allows for the universal quantification of some variables. A QBF in prenex normal form is written as Q.Φ, where Q is called the prefix and Φ is called the matrix. The matrix is a propositional logic formula over b in CNF. The prefix Q = q1v1 q2v2 · · · qrvr consists of quantifiers qi ∈ {∃, ∀}, such that qi = qi+1, and mutually disjoint variable sets v i , called scopes, which partition b. In other terms,
A QBF is true or QSAT if it has a so-called Q-model, otherwise it is false or UNQSAT. A Q-model is a tree of truth assignments satisfying the QBF semantics, where each existential variable is a function of wider universal variables, such that the matrix is satisfied for all universal variable assignments. For example, the QBF problem:
is QSAT because when b1 = 0, for all values of b2, there exists an assignment to b3 (b3 = 1 when b2 = 0 and b3 = 0 when b2 = 1) that satisfies the matrix. This tree of satisfying truth assignments is a Q-model. Some QBF solvers can return the satisfying assignments to the widest existential scope (here b1) in a Q-model [11] .
III. FAULT AND DESIGN ERROR TOLERANCE
In this section, we first construct a QBF formulation for calculating the stuck-at-fault tolerance of a PPC. We use stuck-at-faults because this type of fault can model many defects [13] . Then, we extend this formulation to calculate the gate design error tolerance of a PPC. Finally, for single stuck-at-fault tolerance and single gate design error tolerance, we show how to partition our formulations into smaller parallelizable problems in order to achieve faster QBF solving times by taking advantage of modern multi-core architectures.
A. Fault Tolerance
Given a specification C, and a corresponding implementation in the form of a PPCĈ with a fixed configuration, in this paper we say that a stuck-at-fault (or a design error) inĈ is unobservable if there does not exist any primary input vector for whichĈ and C produce different primary outputs. This can be extended to N stuck-at-faults, where N denotes the cardinality of simultaneous stuck-at-faults. In what follows, we use the term N -faults to denote N simultaneous stuck-at-faults.
Definition 1 Given a specification C, a PPCĈ and a stuck-at-fault cardinality N , the fault tolerance ofĈ is the percentage of N -faults that can be made unobservable using reconfigurations.
We emphasize that (assuming N = 1 for illustration purposes), different single stuck-at-faults are allowed to be made unobservable by different PPC reconfigurations. The goal is that in silicon, if a stuck-at-fault is detected during testing, we would like to be able to reprogram the PPC to "mask" it. In general, if for a given Nfault there exists a PPC reconfiguration making it unobservable, this N -fault counts towards the fault tolerance of the PPC. Again, reconfigurations can vary for different N -faults. Clearly, a high fault tolerance increases manufacturing yield because faults that otherwise would make the circuit unusable can now be made unobservable by reconfiguring the PPC LUTs/MUXs.
The key idea is to build a QBF instance whose "solutions" are in a one-to-one correspondence with all N -faults that cannot be made unobservable by any reconfiguration ofĈ. In what follows, we explain how to create the matrix of our QBF formulation using an appropriate circuit construction. In order to assist the reader in visualizing our descriptions, Figure 2 illustrates this construction (which is described shortly) for C andĈ given in Figures 1(a) and 1(b) . Fig. 2 . Stuck-at-fault tolerance matrix
We first create an enhanced version ofĈ, which we callĈ saf . To prevent any confusion, we stress that any enhancements toĈ saf are only added to construct our QBF formulation. We do not modify the actual PPCĈ in any way. We start by adding a special multiplexer in front of each gate, each line and each primary input, which determines whether or not a stuck-at-fault is excited at that gate, line or primary input. Note that gate and line stuck-at-faults in this context correspond to stem and branch stuck-at-faults [13] , respectively. Of course, if a gate has only one fan-out, we do not double-count by adding two multiplexers at its output. The shaded multiplexers in Figure 2 illustrate this process for gateĝ1, line (ĝ1,ĝ4) and primary inputx1. We do not show the multiplexers for the remaining gates, lines and primary inputs to avoid overcrowding that figure. The select-line of each of these multiplexers is called an excitation variable, denoted by the letterê.
In more detail, at each gateĝi (respectively, each line (û,v) and each primary inputxj), settingê(ĝi) = 1 (respectively,ê(û,v) = 1 andê(xj) = 1) "excites" the stuck-at-fault, by disconnectingĝi (respectively, (û,v) andxj) from its fan-ins, and instead connecting it to a newly created variableŵ(ĝi) (respectively,ŵ(û,v) andŵ(xj)), which we call a replacement variable. As will be seen later, theseŵ's will denote the polarities of the stuck-at-faults. On the other hand, settingê = 0 keeps the gate/line/primary input unchanged, as can be seen in Figure 2 .
Next, we apply common primary inputs (x) to both C andĈ saf , as shown in Figure 2 . Furthermore, at least one primary output is forced to be different. Finally, a cardinality constraint ΦN is added to force the number of simultaneously active (i.e., assigned to 1) excitation variables to a pre-specified constant N . This can be done using a bitonic sorter [14] . This completes the matrix of our QBF formulation.
In order to abbreviate the prefix of our QBF (as well as the remaining QBFs in this paper), we use the following notation:
And the sets of all excitation and replacement variables are respectively given by:
When the context of the type of excitation/replacement variable is clear, we just use the symbolsê ∈ê andŵ ∈ŵ for brevity.
Recall that the setĉ(ĝi) refers to the configuration bits of the LUT/MUXĝi. Let:ĉ Fig. 3 . Gate design error tolerance matrix denote the set of all configuration bits inĈ.
Informally, the QBF problem can be stated as follows: Figure 2 ?
This question can be formalized as:
∃ê,ŵ ∀ĉ ∃x, g,ĝ .
Notice that the placement ofŵ in the widest existential scope forces their assignment before the assignment of primary inputs, producing the semantics of stuck-at-faults. Adding constraints on theseŵ's or moving them in the prefix can result in different error models, as will be seen shortly. If (3) is false or UNQSAT, then every N -fault can be made unobservable (i.e., is "maskable") by a reconfiguration of the PPC.
In order to count the number of maskable (or unmaskable) stuckat-faults using (3), we need to add another term to the matrix in (3). In fact, notice that if a certain excitation variableê is not active, its correspondingŵ can simply be "grounded" to 0, since its value does not propagate through the multiplexer. As such, we add the following constraints to (3):
Adding (4) prunes the search-space of the QBF solver, such that in any Q-model of (3), theŵ's corresponding to the inactiveê's are assigned to 0. As such, two Q-models of this QBF that differ in their truth assignments to the widest existential scope (ê,ŵ) will correspond to two different N -faults that cannot be fixed by the PPC. Therefore, finding all distinct truth assignments toê,ŵ that satisfy (3) (i.e., that can be extended to Q-models of (3)) is equivalent to finding all unmaskable N -faults. This can be done using a QBF solver, by blocking the assignment toê,ŵ in the returned Q-model using a blocking clause and re-solving (3) iteratively until the problem becomes UNQSAT. Subtracting the number of such solutions from the total number of N -fault combinations, and dividing the result by this number gives the stuck-at-fault tolerance of the PPC for cardinality N .
B. Design Error Tolerance
In this subsection, we propose a QBF formulation to quantify the effectiveness of a PPC in masking localized design errors that escape verification and slip into the silicon. Our design error model consists of any functional modification in the function of a gate. We use the term N -gates to denote a set of N gates.
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Definition 2 Given a specification C, a PPCĈ and a gate design error cardinality N , the design error tolerance ofĈ is the percentage of N -gates where any simultaneous modifications can be made unobservable using reconfigurations.
For instance, if N = 1, the design error tolerance is equal to the percentage of gates where any design error can be masked by a reconfiguration. In other terms, gates where at least one type of design error cannot be masked by any reconfiguration do not contribute to the design error tolerance. In the event a design error is identified post-silicon, a PPC with high design error tolerance is likely to offer a configuration fix, allowing the circuit to operate correctly without the need for a costly respin.
In this subsection, we modify the QBF in (3) to deal with gate design errors. We model design errors by again enhancingĈ. Here,Ĉ de adds similar multiplexers as in Figure 2 but now only at the outputs of gates. Furthermore, theŵ(ĝi)'s are no longer unconstrained and instead are the outputs of newly added LUTs whose select lines areĝi's inputs. This allows eachŵ(ĝi) to be any function of the inputs ofĝi, thus implementing any gate design error. This construction is illustrated in Figure 3 , where shaded multiplexers are added for gatesĝ1 andĝ2. For each gate,ĝi, the set:
refers to the configuration bits of the replacement LUTŵ(ĝi). Again, applying common primary inputs, forcing different primary outputs and adding cardinality constraints yields the matrix in Figure 3 . Using this, our QBF formulation is given as follows:
which asks whether there exist N gates that can be arbitrarily modified such that for all PPC configurations (ĉ), there is always an input vector exhibiting the error at a primary output. Similarly to (4), we add the following constraints that ground the configuration bitŝ d(ĝi) ofŵ(ĝi) for gates whose excitation variables are inactive:
This is done in order to create a one-to-one correspondance between different satisfying truth assignments toê(ĝ),d(ĝ) and different N -gate design errors that cannot be masked by the PPC. Finding all these satisfying assignments using blocking clauses enables us to calculate the gate design error tolerance of the PPC for cardinality N .
C. Problem Partitioning for N = 1
Most often, we are interested in calculating single stuck-at-fault tolerance and single gate design error tolerance. It is usually very difficult to mask multiple simultaneous faults or errors, especially with limited redundancy as in PPCs. Here, we show that when N = 1, we can partition the QBF problem (for both (3) and (5)) into a linear number of independently solvable and much easier subproblems, in order to take advantage of the modern multi-core architectures in solving these QBF instances.
For single stuck-at-fault tolerance, the partitioning is done by enumerating eachê ∈ê and the corresponding two polarities of w. For each gate/line/primary input with excitation variableê * and replacement variableŵ * , and each stuck-at value b ∈ {0, 1}, we let:
denote the PPC with only that gate/line/primary input stuck-at-b. We now ask whether there exists a PPC configuration, such that for all primary inputs, this faulty circuit produces the same outputs as C. Formally, this is stated as:
∃ĉ ∀x ∃g,ĝ . C(x, y, g) ∧Ĉ saf (x,ŷ,ĝ,ĉ,ê,ŵ)|ê * ,ŵ * =b ∧ (y =ŷ) (8) Note that the cardinality constraints are no longer necessary becausê e is already assigned a-priori, and all the inactive shaded multiplexers in Figure 2 can be discarded due to (7) . Now although (8) must be solved for every single stuck-at-fault, each of these QBF instances is completely independent and much easier to solve than (3) . As such, the number of maskable single stuck-at-faults can be computed by heavily parallelizing all the QBFs of the form (8) and simply counting the number of QSAT results. A similar partitioning can be accomplished for the single gate design error tolerance formulation in (5). Here, for each gateĝi, we let:
denote the PPC where onlyĝi can have a design error. We now ask whether for all possible design errors atĝi, there exists a PPC configuration that masks the error. Formally, ∀d(ĝi) ∃ĉ ∀x ∃g,ĝ,ŵ(ĝi) .
In each QBF of the form of (10), alld(ĝj) andŵ(ĝj) with j = i can be disregarded, since they cannot propagate through the shaded multiplexers in Figure 3 . Again, for each gate, a QBF of the form of (10) must be solved to determine whether all possible errors at that gate can be masked by the PPC. All these QBFs can be solved in parallel. The single gate design error tolerance of the PPC is equal to the ratio of these QBFs that are QSAT.
IV. ENGINEERING CHANGE ORDER
In this section, we first construct a QBF for performing an ECO using a PPC. Then, we define the ECO coverage of a PPC and show how to compute it using a QBF.
A. Performing ECOs
ECOs are small changes in the specification at later stages of the design cycle. Synthesis for ECOs strives to make the smallest number of changes to the implementation [8] - [10] . PPCs can be used to implement ECOs pre-or post-silicon by simply reprogramming the MUXs/LUTs.
Given a modified specification C mod , if there exists a configuration of the PPCĈ, such that for all primary inputs,Ĉ and C mod behave identically, then the ECO can be implemented by reprogramming the PPC. This is easily expressed as the following QBF: Figure 4 illustrates the matrix of (11) given a specification C mod where the NOT gate g2 has been eliminated and g4 = AND(x3, g1) has been replaced by g4 = NAND(x1, g1). Using a QBF solver, it can be easily verified that the QBF (11) with the matrix shown in Figure 4 is QSAT. The satisfying assignment to the configuration bitsĉ returned by the solver can be used to reprogram the PPC to implement the modified specification at essentially zero-cost. Interestingly, the QBF in (11) is similar to a formualtion used for FPGA technology mapping given in [15] .
B. ECO Coverage
Given a PPCĈ and an original specification C, we would like to measure the effectiveness of this PPC architecture in implementing small changes in C. Given a change cardinality N , a simple way to model small changes in the specification netlist C is to allow N gates to be changed arbitrarily. As such, we define the ECO coverage of a PPC as follows: Fig. 4 . Engineering change matrix Definition 3 Given an original specification C, a PPCĈ and a change cardinality N , the ECO coverage ofĈ is the percentage of Ngates in C, where any simultaneous modifications can be implemented using reconfigurations inĈ.
Note that many ECOs involve changes at a higher abstraction level, for which different models should be considered. Furthermore, since this paper deal with combinational PPCs, sequential specification changes are not covered. Our formulation for ECO coverage is essentially the dual of the formulation for design error tolerance given in (5) . Here, we must enhance the specification circuit C instead of C, since we are allowing the specification to change. A multiplexer is added at the output of each gate gi in C, with excitation select line e(gi). Furthermore, similarly to Figure 3 , the w(gi)'s are the outputs of newly added replacement LUTs, whose select lines are gi's inputs. This allows each w(gi) to be any function of the inputs of gi, thus modeling any gate change at gi, when e(gi) = 1. This construction is illustrated in Figure 5 , where shaded multiplexers are added for gates g1 and g4 (we have skipped the remaining gates to avoid overcrowding the figure). As before, for each gate gi, the set:
refers to the configuration bits of the replacement LUT w(gi). Informally, the QBF problem can be stated as follows:
Do there exist N gates in the specifications (e(g)), such that for any modification of these gates (d(g)), there exists a PPC configuration (ĉ), such that for all primary inputs, this PPC correctly implements the modified specification?
Adding cardinality constraints ΦN (e), applying common primary inputs and forcing the primary outputs to be equal, we get the matrix in Figure 5 and the following QBF formulation: ∃e(g) ∀d(g) ∃ĉ ∀x ∃g,ĝ, w(g) .
Ceco (x, y, g, e(g), w(g), d(g) 
where e(g) and w(g) are defined similarly to (1) . In (12) , only e(g) is in the widest scope, so counting all the satisfying assignments to e(g) using blocking clauses gives the number of N -gates where any change can be implemented by the PPC using reconfigurations.
C. Problem Partitioning for N = 1
In the case where exactly one gate is allowed to arbitrarily change in the specification (i.e., N = 1), (12) can be partitioned into |g| smaller, independent QBFs by enumerating each e(gi) ∈ e(g). For each gate gi, we let: denote the specification where only gi is allowed to change. We now ask whether for all possible changes at gi, there exists a PPC configuration that can implement it. Formally, ∀d(gi) ∃ĉ ∀x ∃g,ĝ, w(gi) .
Ceco(x, y, g, e(g),
In each QBF of the form of (14), all d(gj) and w(gj) with j = i can be disregarded, since they cannot propagate through the shaded multiplexers in Figure 5 . For each gate, a QBF of the form of (14) must be solved to determine whether all possible modifications at that gate in the specification can be implemented by the PPC. All these QBFs can be solved in parallel. The ECO coverage of the PPC is equal to the ratio of these QBFs that are QSAT.
V. EXPERIMENTAL RESULTS
This section presents the experimental evaluation of 21 PPCs from [1] using our proposed QBF formulations. These PPCs are generated by [1] from some of the MCNC benchmark circuits [16] . Experiments are run on a quad-core Intel i5, 3.1 Ghz workstation with 16 GB of RAM. Since complex faults can be modeled using single stuck-at-faults [13] , and given the limited number of LUTs in the PPCs of [1] , we set N = 1 in our tolerance and coverage calculations. We use the proposed QBF partitioning schemes in Subsections III-C and IV-C to speed up the solving process. For each tolerance/coverage computation, the QBF subproblems are solved in parallel over the four cores. A timeout of 100 seconds is used for each QBF subproblem. The QBF solver sKizzo-v0.11c [11] is used to solve all QBF instances. Other QBF solvers, such as QuBE7 [17] give similar results. Table I shows the results of our evaluations. The first eight columns under PPC information describe the PPCs [1] . The first five columns respectively show the PPC name, its number of gates |ĝ|, lines |l|, added LUTs and added MUXs. Next, columns added lines and % added lines respectively show the number of redundant lines added by [1] to the LUTs/MUXs and the percentage of added lines to all lines in the PPC. Column % LUTs+MUXs gives the percentage of gates that are added LUTs/MUXs compared to all gates in |ĝ|. The columns under PPC evaluation present the results of the tolerance and coverage metrics outlined in this work. The first two columns respectively show the fault tolerance ofĈ and the total time required for all the corresponding QBF subproblems to terminate. The next two columns give the design error tolerance ofĈ and the total time to compute it. And finally, the ECO coverage measure along with its computation run-time are given.
For the circuit pair shown in table I, the fault coverage and ECO coverage are, respectively, at least 40% and at least 52%, because a small number (roughly 5%) of the QBF subproblems for each of these calculations does not terminate by 100 seconds. Note that since 8B-3 the QBF subproblems used in our computations are independent, it is easy to improve our run-times by simply parallelizing more heavily.
Figures 6(a) and 6(b) plot the calculated metrics against % added lines and % LUTs+MUXs, respectively. As expected, adding more redundant lines to the LUTs/MUXs, and replacing more gates with LUTs increases both fault tolerance and ECO coverage. On the other hand, the correlation of these two variables with design error tolerance is weaker, at least given the considered family of PPCs.
On average, only 10% of the lines in the PPCs are added as overhead, and only 12% of the gates are added LUTs or MUXs. In fact, LUTs replace other gates in the original circuit, so the overhead in the number of added gates is much less than 12%. We found that these PPCs have a 53% average single stuck-at-fault tolerance, a 26% average single gate design error tolerance, and a 52% average ECO coverage. From these results, we can conclude that the small hardware overhead is more than compensated by the fault/error tolerance and ECO coverage that these architectures demonstrate, confirming that PPCs are attractive architectures to increase silicon yield and reduce the cost of the design/manufacturing cycle. Furthermore, the existence of methods for computing these metrics encourages further research on improving PPCs.
VI. CONCLUSION
PPCs are circuits with limited reconfigurability. This paper lays the theoretical groundwork for evaluating PPCs with QBF satisfiability. QBF models are given to calculate the fault tolerance and design error tolerance of a PPC. Next, QBF formulations are proposed for performing ECOs, and for quantifying the ECO coverage of a PPC architecture. Experimental results are presented that evaluate existing PPCs, demonstrating the applicability of the proposed formulations 
